(JP¥800)
+NT$497 Shipping fee
+NT$64 Agent service fee
Text are automatically translated.
Report translation issueText are automatically translated.
Report translation issueFraud prevention
Customer support
Refund support for customers
Seller info
週末ファーマー∵∴小さな自然農∵∴
5/522
View detail
Item condition
No noticeable scratches or marks
Ships from
Japan
Category
Bundle & Save : Our users save an average of 35% on shipping fees by bundling multiple items!
Something went wrong, please try again later.
Something went wrong, please try again later.
Reference book on RTL description and netlists. - Title: Introduction to Logic Synthesis with Verilog HDL - Author: Jayarama Bhasker - Publisher: Design Wave Books - Language: Japanese - Content: RTL description & netlist reference Thank you for viewing.
1 month ago